We have investigated a stability of oxide TFTs (IGZO) under electrical bias and monochromatic light illumination. Under -20 V gate bias, when 650 nm monochromatic illumination with intensity of 1 mW/cm 2 was radiated, threshold voltage (V th ) was shifted by about -1.55 V while V th was almost constant without illumination. Even though the photon energy of 650 nm is much smaller than optical band gap of oxide active layer (E opt~3 .0 eV), V th was changed due to generation of carriers through localized state. However, under positive gate bias of 20 V, V th was not changed with and without 650 nm light illumination. In terms of 300 nm wavelength light, V th was shifted positively under negative bias stress and negatively under positive bias stress. It is considered that light affected not only the active layer but also the gate insulator layer.
Introduction
Amorphous oxide TFTs have attracted considerable attention for varying display application due to the high field-effect mobility and fairly good uniformity. Oxide TFTs such as IGZO TFTs can be fabricated under low temperature (less than 350 ℃) by simple process compatible to commercially available Si:H TFTs fabrication process [1] [2] . However, the stability of the oxide TFTs may be a critical issue because of the severe degradation under electrical gate bias and light illumination even though the optical band gap (E opt ) is more than 3 eV [3] [4] .
The purpose of our experiment is to investigate the stability of electrical gate bias on the back light in display applications and the effect of each wavelength on device characteristics. From the results, V th was shifted under 650 nm wavelength illumination even though photon energy of this light (1.91 eV) was smaller than E opt (~3.0 eV). Furthermore, when we employed 300 nm wavelength light illumination, V th was significantly shifted and its direction was opposite to that of 650 nm light illumination.
Fabrication & Experiments
We fabricated the inverted-staggered etch stopper structure oxide TFTs. Gate metal (Mo) was deposited by DC sputtering on a glass substrate. SiN x and SiO x gate insulator layer was deposited by PECVD and active layer was deposited by sputtering. After active island patterned, source and drain electrodes (Mo) were deposited by sputtering.
We employed 650 nm and 300 nm wavelength light from Xenon lamp with band-pass filter. The intensity of 650 nm and 300 nm light was 1 mW/cm 2 and 200 μW/cm 2 respectively. When we measured transfer curve, Gate voltage sweep range was from -20 V to 20 V and drain voltage was 10 V at room temperature (RT). V th was defined using constant current method. The stability characteristics of the TFT were measured under negative gate bias (-20 V) or positive gated bias (20 V) for 10000 sec with and without light illumination at RT. Light illumination stress without any bias was also performed. The various stress conditions are shown in Table I . Results Figure 1 and 2 shows the results of electrical gate bias stress with and without 650 nm wavelength light illumination. Figure 1 (a) and (b) are the result of stress condition 1 and 3. When we performed negative gate bias stress under 650 nm light illumination, V th was shifted more negatively than that under dark state while subthreshold swing (SS) was barely changed at both stress conditions. Even though the photon energy of light was less than E opt of active layer, it could change V th . However, under positive gate bias stress, the effect of light was negligible as shown in Figure 2 Under 300 nm wavelength light illumination, the significant degradation and countertrends were observed compared to the result of 650 nm light. When we applied negative gate bias stress under 300 nm illumination, V th was shifted positively about 10.57 V (Figure 3 (a) ). On the contrary, under positive gate bias stress with illumination, V th was shifted negatively about 23.35 V (Figure 3 (b) ). Even without any bias condition V th was shifted negatively by 300 nm light illumination. The specific results of ∆V th and ∆SS under each condition are shown in Table II . 
Discussions
Due to amorphous phase, the absorption of light with smaller photon energy than E opt could occur through localized states. In other words, the possible energy transition paths exist beneath Fermi energy level (E F ) [5] . The brief energy band diagram for negative gate bias stress under 650 nm wavelength light illumination is shown in Figure 4 (a). When negative voltage was applied, E F would be close to valance band. Thus, under 650 nm light illumination, hole carriers could be generated from localized state to valence band. The hole carriers at channel layer could be increased by light illumination under negative gate bias stress. Because the main reason of the V th shift under electrical gate bias stress might be the charge trapping to interface between active layer and gate insulator layer [6] [7] , the increase of charge at channel implies the increase of V th shift. Therefore, V th shift could be shifted more negatively under negative gate bias stress with 650 nm light illumination than dark state. Figure 4 (b) shows the energy band diagram for positive gate bias stress under 650 nm light illumination. Since E F would be close to conduction band under positive gate bias, electrons could be generated from localized state to conduction band under light illumination. Under positive gate bias and 650 nm light illumination, electron density at channel layer could be increased. However, as oxide-based material was n-type semiconductor, the large amount of electrons, it is apparent that the generated electrons by light illumination are negligible compared to active layer electron density under positive gate bias (20 V). Therefore, the effect of light under positive gate bias stress could be ignored. Photon energy of 300 nm wavelength light had 4.1 eV and it is possible to generate electron-hole pairs at not only active layer but also gate insulator layer. Because the band , 33 (5) 313-318 (2010) gap of SiN x could vary with composition of Si and N [8] , absorption of light could occur at SiN x gate insulator. The energy band diagram for negative gate bias stress under 300 nm light illumination is also shown in Figure 5 (a). Under negative gate bias stress and 300 nm light illumination, the electron-hole pairs would be generated by light at insulator layer and separated by strong electric field before recombination. Then, electrons could be trapped at the interface between SiN x and SiO x gate insulator layer. At the same time, carrier could be generated at active layer and hole would be trapped to interface between active layer and gate insulator layer. However, the electron trapping from gate insulator layer might be dominant because it is estimated that SiN x have much more trap site than SiO x and electric field of gate insulator was very strong. That is why V th shifted positively. On the other hand, under positive gate bias stress with 300 nm light illumination, holes would be trapped at interface between SiN x and SiO x gate insulator layer as shown in Figure 5 (b) . In this case, the hole trapping might exceed the electron trapping from active layer. Thus, V th shifted positively.
ECS Transactions
Indeed, when we measured the device with SiO x single gate insulator layer, V th was shifted negatively under negative gate bias stress and positively under positive gate bias stress with 300 nm light illumination. The V th was changed under 300 nm light illumination even the device was not applied any bias (stress condition 7). Since the energy band of oxide TFT would not be flat, generated electron-hole pairs could be trapped at interface between active layer and insulator layer. As shown in transfer curve, it is deduced that the E F was located at midgap energy under floating state. It is implies that energy band of active layer might be bended and induce hole trapping to interface. Because the electric field of insulator would be smaller than that under positive gate bias stress, hole trapping from active layer might be dominant compared to electron trapping from insulator layer. Therefore, V th shifted negatively under 300 nm light illumination without any bias. 
Conclusion
In conclusion, we fabricated the oxide TFTs and investigated the stability characteristics of oxide TFTs under electrical gate bias and monochromatic light illumination such as 650 nm and 300 nm. Under negative gate bias stress with 650 nm wavelength illumination, V th was shifted more negatively than without illumination. Even though photon energy was less than E opt , hole carriers could be generated through localized state. Therefore, V th shift toward negative direction was accelerated. On the other hand, V th was barely changed under positive bias stress with and without light illumination. In this case, the amount of generated electrons by light could be negligible since oxide semiconductor was n-type semiconductor. Under 300 nm wavelength illumination, V th was shifted positively by negative gate bias stress while it was shifted negatively by positive gate bias stress. It might be caused by the carrier generation at SiN x insulator layer and trapping to interface between SiN x and SiO x layer by gate bias.
